

## Growth of ultra-high mobility $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$ ( $x \geq 53\%$ ) quantum wells on Si substrates using InP/GaAs buffers by metalorganic chemical vapor deposition

Qiang Li, Chak Wah Tang, and Kei May Lau

Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong

Received February 3, 2014; accepted February 25, 2014; published online March 13, 2014

InGaAs quantum wells (QWs) clad by InAlAs barriers were grown on Si by metalorganic chemical vapor deposition. InP/GaAs/Si buffer templates were first prepared using a two-step growth method. We were able to significantly reduce the dislocation density in the upper InP buffer and obtain smooth surface morphology by fine-tuning the growth parameters and inserting an InGaAs interlayer in the InP buffer. On these InP/GaAs/Si compliant substrates, we investigated InGaAs QWs with various well/barrier parameters and Si-delta doping. We obtained two-dimensional electron gas mobilities over  $10,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at 300 K and above  $39,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at 77 K on Si substrates.

© 2014 The Japan Society of Applied Physics

Since the 1980s numerous efforts, motivated by the monolithic integration of III–V photonic and electronic components with Si based circuitry, have been devoted to the heteroepitaxy of III–V semiconductors on Si substrates.<sup>1–7)</sup> Recent advances in the development of III–V n-channel transistors for digital integrated circuits have fueled renewed interest in this research topic.<sup>8–16)</sup> Amongst the III–V alloys,  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) based transistor technology has exhibited the best balanced high-frequency response,<sup>17)</sup> with excellent figures of merit for logic functions.<sup>18,19)</sup> In addition, these n-channel devices may be integrated with compressively-strained (In)GaSb p-channel FETs for complementary III–V circuits in the post-Si era.<sup>20)</sup> Perfecting the growth of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) quantum well devices on Si substrates will provide numerous benefits. However, epitaxy of these heterostructures on Si is challenging due to the 8% lattice mismatch, large thermal expansion coefficient mismatch and difference in crystal polarities. The resulting high-density defects in the heteroepitaxial layers degrade material properties, adversely affecting device performance and reliability. Recently, using molecular beam epitaxy (MBE) and metalorganic chemical vapor deposition (MOCVD) with metamorphic InAlAs/GaAs buffers,  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) quantum wells with Hall mobility comparable to those grown on lattice-matched InP substrates were reported.<sup>21,22)</sup> The main drawback of using thick InAlAs/GaAs buffers is the relatively poor thermal conductivity of III–V ternary alloys,<sup>23)</sup> which is undesirable for heat dissipation via the buffer to the substrate. An alternative is to use InP or composite InP/GaAs buffer. However, early studies<sup>2–5,12,13,15)</sup> of such buffers did not result in ultra-high mobility quantum wells on Si.

In this study, we investigated the MOCVD growth and optimization of the InP/GaAs buffers and ultra-high mobility  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) heterostructures on exact Si(001) substrates. We managed the dislocation density in the InP/GaAs buffer by tuning parameters in a two-step growth procedure and inserting an InGaAs interlayer in the middle of the InP buffer. Smooth InP/GaAs/Si buffer templates allowed for the subsequent growth of abrupt and flat InGaAs quantum wells. We were able to achieve room-temperature Hall mobilities above  $10,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . These are comparable to the best results obtained using metamorphic InAlAs/GaAs buffers on Si substrates, and similar QW structures on InP substrates.





Fig. 1. Growth temperature profile for InP/GaAs composite buffer on Si substrate.


The epitaxy was carried out in an Aixtron AIX-200/4 low-pressure MOCVD system, with a LayTec EpiRAS-2000 system for reflectance anisotropy monitoring. Four-inch p-type exact Si(001) wafers were used for the experiment. Prior to growth, the Si wafer was cleaned in boiling  $\text{NH}_4\text{OH} : \text{H}_2\text{O}_2 : \text{H}_2\text{O}$  (1 : 1 : 5) solution to remove surface contamination, followed by a dip in  $\text{HF} : \text{H}_2\text{O}$  (1 : 50) solution for 1 min to remove surface native oxides. The wafer was loaded into the MOCVD chamber, heated to  $\sim 800^\circ\text{C}$  and annealed for 30 min at 100 mbar in a pure  $\text{H}_2$  ambient to remove the remaining native oxides and promote double-step formation on the Si surface. At the end of the annealing process  $\text{AsH}_3$  was introduced and the reactor was cooled down to the buffer growth temperature.

Both GaAs and InP were grown using a two-step procedure: A nucleation layer was first introduced at a relatively low-temperature (LT) in the surface-reaction limited regime, followed by an overgrowth layer at a typical high temperature (HT) in the mass-transport limited regime. The temperature profile is illustrated in Fig. 1. A GaAs nucleation layer, with a fixed V/III ratio of 100, was deposited at a temperature between 390 and  $420^\circ\text{C}$  using triethylgallium (TEGa) and  $\text{AsH}_3$  as sources. Then, a  $0.5\text{--}1 \mu\text{m}$  thick GaAs buffer was grown with gradual increase in temperature from 550 to  $630^\circ\text{C}$ . Subsequently, an InP buffer was grown on the GaAs/Si template using trimethylindium (TMIn) and  $\text{PH}_3$  as precursors. The LT-InP layer was grown at  $450^\circ\text{C}$ , whereas the HT-InP layer was deposited at temperatures ranging from 600 to  $630^\circ\text{C}$ . A  $100\text{-nm-In}_{0.58}\text{Ga}_{0.42}\text{As}$  interlayer was inserted in the HT-InP buffer for dislocation bending and surface smoothing. The 4-in. InP/GaAs/Si template was then cleaved into quarter wafers for subsequent growth of  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) heterostructures.

The surface morphology evolution from the buffer to the upper QWs was studied using atomic force microscopy



**Fig. 2.**  $5 \times 5 \mu\text{m}^2$  AFM images of GaAs grown on Si with nucleation temperature of 390 (a), 410 (b), and 420 °C (c), and the corresponding RMS value is 1.8, 1.1, and 3.1 nm, respectively.




**Fig. 3.** (a) Optical microscope image of the InP surface. (b)  $10 \times 10 \mu\text{m}^2$  AFM image of the InP buffer. (c)  $20 \times 20 \mu\text{m}^2$  AFM image of the InAlAs/InGaAs heterostructure.

(AFM). The exact alloy composition and lattice relaxation of the epi-layers was determined by high-resolution x-ray diffraction (HRXRD). Transmission electron microscopy (TEM) was used to investigate the structural properties and crystalline quality. The electron transport properties of the  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x \geq 53\%$ ) QWs were investigated by Van der Pauw Hall measurements, using ohmic contacts formed by alloyed Indium dots on the InAlAs barrier. The results were benchmarked with those for In-rich InGaAs heterostructures on off-cut Si deposited using InAlAs/GaAs buffers by MBE and MOCVD, as published in the literature.


Figures 2(a)–2(c) display the AFM images of the GaAs buffer for different nucleation deposition temperatures ( $T_n$ ). It was found that  $T_n$  plays a critical role in the self-annihilation of antiphase domain boundaries and elimination of deep pinholes on the GaAs surface. At the optimized  $T_n$  of 410 °C, a root-mean-square (RMS) value of 1.1 nm across a  $5 \times 5 \mu\text{m}^2$  scanned area was achieved, with atomic-step flow as shown in Fig. 2(b). The InP buffer was continuously grown on the GaAs/Si template. The surface morphology of the InP buffer was studied through optical microscopy [Fig. 3(a)] and AFM [Fig. 3(b)]. An RMS roughness of 2.7 nm across a  $10 \times 10 \mu\text{m}^2$  scanned area, indicating a smooth InP surface, was determined from the AFM measurement.

Using the InP/GaAs/Si template, a 200 nm LT- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  buffer was first grown at 525 °C. Note, the enhanced carbon incorporation at such a low-temperature compensated the n-type background impurities, thereby increasing the resistivity of the InAlAs, which is essential for high-performance transistors. This was followed by the growth of a 100 nm HT- $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  backside buffer/barrier at a typical temperature of 670 °C to improve the crystalline quality. Figure 4 shows four different QW structure designs. In



**Fig. 4.** Four heterostructures with varied channel/barrier and Si-delta doping position: QW-A (a), QW-B (b), QW-C (c), and QW-D (d).

QW-A, QW-B, and QW-C, the heterostructure was reversely doped under the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  backside spacer. In QW-D, Si delta-doping was inserted above the  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}$  upper spacer. An InGaAs step quantum well with higher Indium content in the core layer was used in QW-C and QW-D for mobility enhancement. This strained  $\text{In}_x\text{Ga}_{1-x}\text{As}$  ( $x > 53\%$ ) core layer was kept within critical thickness to avoid the




**Fig. 5.** (a) Cross-sectional TEM image of InGaAs QW on Si with InP/GaAs buffer. (b) High-resolution TEM image of InGaAs QW-D.

generation of misfit dislocations at the interfaces. A  $20 \times 20 \mu\text{m}^2$  AFM image of QW-D is displayed in Fig. 3(c). An RMS roughness of 5.0 nm was achieved, and is comparable to the best results reported by MBE.<sup>22)</sup>

Figure 5(a) displays a cross-sectional TEM image of a QW structure with composite InP/GaAs buffer layers on a Si substrate. Many dislocations were generated at both the GaAs/Si and InP/GaAs interfaces due to the 4% lattice mismatch. Nevertheless, most of the defects vanished after they intersected with each other within the growing buffer. The single  $\text{In}_{0.58}\text{Ga}_{0.42}\text{As}$  interlayer in the middle of the InP buffer further prevented some of the dislocations from propagating into the upper active layers. A high-resolution TEM image of the InGaAs step quantum-well cladded by InAlAs (corresponding to QW-D) is shown in Fig. 5(b). Abrupt InAlAs/InGaAs interfaces can be observed.

High-resolution X-ray diffraction (XRD) was used to determine the actual alloy composition of the various layers. Figure 6(a) shows the (004) plane  $\omega/2\theta$  coupled scan from the InP/GaAs/Si buffer template and from the complete QW-D on Si. The Indium fraction in the channel is around 68% according to XRD fitting, close to the targeted composition. The crystalline quality and lattice relaxation behavior was further investigated by asymmetric (224) reciprocal space mapping (RSM) measurements, and the result is shown in Fig. 6(b). The diffracted intensity spots from GaAs and InP lie on the diagonal line joining the (224) reciprocal lattice point of the Si substrate and the origin of the reciprocal space. This indicates that both the GaAs and InP buffer were fully relaxed.




**Fig. 6.** (a) (004) plane  $\omega/2\theta$  coupled scan measured from the InP/GaAs/Si buffer template and from the QW-D on Si. (b) Asymmetric (224) reciprocal space mapping of QW-D.

In addition, the diffracted intensity spot from the  $\text{In}_{0.68}\text{Ga}_{0.32}\text{As}$  aligns vertically with that from the InP, suggesting a fully strained  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{In}_{0.68}\text{Ga}_{0.32}\text{As}$  step well.

To characterize the suitability of these heterostructures for transistor applications, Van der Pauw Hall measurements were conducted to obtain the two-dimensional electron gas (2DEG) density and mobility at 300 and 77 K. Figure 7(a) plots the electron mobility at 300 K as a function of the carrier density measured from the four sets of QWs shown in Fig. 4. Identical InAlAs/InGaAs heterostructures grown on GaAs substrates using InP buffers were also studied for comparison. For QW-A, QW-B, and QW-C, the electron mobilities were found to be 10–20% lower on Si than those on GaAs substrates. We found that increasing the InAlAs upper barrier thickness and incorporating a higher Indium content in the QW substantially enhanced the mobility of the reversely doped heterostructure on Si from  $\sim 4000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in QW-A to above  $8000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  in QW-C. For the QW-D structure, multiple samples with varying doping concentration were grown on Si with  $\text{SiH}_4$  flow rate increasing from  $1.2 \times 10^{-5}$  to  $1.4 \times 10^{-5} \text{ mol/min}$ . Room-temperature mobilities above  $10,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  have been achieved on both GaAs and Si substrates. The electron mobilities of QW-C and QW-D we obtained were benchmarked with the best results in literature as demonstrated by InAlAs/InGaAs high-electron-mobility transistors on Si substrates using metamorphic InAlAs/GaAs buffers.<sup>21,22)</sup> As shown in Fig. 7(b), 2DEG with Hall mobility of  $10,080 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at 300 K and  $39,600 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  at 77 K was achieved by QW-D with a high carrier density suitable for





**Fig. 7.** (a) Comparison of electron mobility measured from four sets of QWs on GaAs and Si substrates at 300 K. (b) Benchmarking of electron mobility of QWs on Si at 300 and 77 K.

device applications. The ultra-high mobility led to a sheet resistance as small as 157  $\Omega/\square$  at 300 K and 48  $\Omega/\square$  at 77 K.

In conclusion, in this study we demonstrated heteroepitaxy of ultra-high mobility In<sub>0.52</sub>Al<sub>0.48</sub>As/In<sub>x</sub>Ga<sub>1-x</sub>As ( $x \geq 53\%$ ) quantum wells on on-axis Si(001) substrates, using InP/GaAs buffers, by metalorganic chemical vapor deposition. The material properties and crystalline quality were studied using AFM, TEM, XRD, and Hall measurements. The high electron mobilities achieved in this work indicate excellent electron transport properties in these heterostructures on Si, which could be useful for monolithic integration of III-V electronic devices with Si complementary metal-oxide-semiconductor circuitry.

**Acknowledgments** The authors would like to thank Yu Geng, Jun Ma, and Chao Liu for valuable discussions and the Material Characterization and Preparation Facility (MCPF) of HKUST for its technical support. This work was supported in part by grants (615509 and 614312) from the Research Grants Council of Hong Kong.

- 1) H. Kroemer, T.-Y. Liu, and P. M. Petroff, *J. Cryst. Growth* **95**, 96 (1989).
- 2) M. Sugo, Y. Takanashi, M. M. Al-jassim, and M. Yamaguchi, *J. Appl. Phys.* **68**, 540 (1990).
- 3) M. Grundmann, A. Krost, and D. Bimberg, *J. Cryst. Growth* **115**, 150 (1991).
- 4) O. Aina, M. Mattingly, J. R. Bates, A. Coggins, J. O'Connor, S. K. Shastry, J. P. Salerno, A. Davis, J. P. Lorenzo, and K. S. Jones, *Appl. Phys. Lett.* **58**, 1554 (1991).
- 5) A. Bakin, D. Piester, I. Behrens, H.-H. Wehmann, E. Peiner, A. Ivanov, D. Fehly, and A. Schlachetzki, *Cryst. Growth Des.* **3**, 89 (2003).
- 6) G. Vanamu, A. K. Datye, R. Dawson, and S. H. Zaidi, *Appl. Phys. Lett.* **88**, 251909 (2006).
- 7) Z. Wang, C. Junesand, W. Metaferia, C. Hu, L. Wosinski, and S. Lourduodoss, *Mater. Sci. Eng. B* **177**, 1551 (2012).
- 8) R. Chau, B. Doyle, S. Datta, J. Kavalieros, and K. Zhang, *Nat. Mater.* **6**, 810 (2007).
- 9) J. A. del Alamo, *Nature* **479**, 317 (2011).
- 10) Y. C. Lin, H. Yamaguchi, E. Y. Chang, Y. C. Hsieh, M. Ueki, Y. Hirayama, and C. Y. Chang, *Appl. Phys. Lett.* **90**, 023509 (2007).
- 11) L. Desplanque, S. El Kazzi, C. Coinon, S. Ziegler, B. Kunert, A. Beyer, K. Volz, W. Stolz, Y. Wang, P. Ruterana, and X. Wallart, *Appl. Phys. Lett.* **101**, 142111 (2012).
- 12) C. Merckling, N. Waldron, S. Jiang, W. Guo, O. Richard, B. Douhard, A. Moussa, D. Vanhaeren, H. Bender, N. Collaert, M. Heyns, A. Thean, M. Caymax, and W. Vandervorst, *J. Appl. Phys.* **114**, 033708 (2013).
- 13) M. Paladugu, C. Merckling, R. Loo, O. Richard, H. Bender, J. Dekoster, W. Vandervorst, M. Caymax, and M. Heyns, *Cryst. Growth Des.* **12**, 4696 (2012).
- 14) M. Deura, T. Hoshii, T. Yamamoto, Y. Ikuhara, M. Takenaka, S. Takagi, Y. Nakano, and M. Sugiyama, *Appl. Phys. Express* **2**, 011101 (2009).
- 15) X. Zhou, Q. Li, C. W. Tang, and K. M. Lau, *Appl. Phys. Express* **5**, 104201 (2012).
- 16) Q. Li, X. Zhou, C. W. Tang, and K. M. Lau, *IEEE Trans. Electron Devices* **60**, 4112 (2013).
- 17) D.-H. Kim, B. Brar, and J. A. del Alamo, *IEDM Tech. Dig.*, 2011, p. 319.
- 18) M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, *IEDM Tech. Dig.*, 2009, p. 319.
- 19) D.-H. Kim, J. A. del Alamo, D. A. Antoniadis, J. Li, J.-M. Kuo, P. Pinsukanjana, Y.-C. Kao, P. Chen, A. Papavasiliou, C. King, E. Regan, M. Urteaga, B. Brar, and T.-W. Kim, *Appl. Phys. Lett.* **101**, 223507 (2012).
- 20) B. R. Bennett, T. F. Chick, J. B. Boos, J. G. Champlain, and A. A. Podpirka, *J. Cryst. Growth* **388**, 92 (2014).
- 21) M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, *IEDM Tech. Dig.*, 2007, p. 625.
- 22) N. Mukherjee, J. Boardman, B. Chu-Kung, G. Dewey, A. Eisenbach, J. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, M. Radosavljevic, T. Stewart, H. W. Then, P. Tolchinsky, and R. Chau, *IEDM Tech. Dig.*, 2011, p. 821.
- 23) W. Nakwaski, *J. Appl. Phys.* **64**, 159 (1988).