# Enhancement-mode AlN/GaN MOSHEMTs Fabricated by Selective Area Regrowth of AlGaN Barrier Layer

<u>Tongde HUANG</u>, Xueliang Zhu, Kei May Lau, *Fellow, IEEE* Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Kowloon, Hong Kong Phone: +852-2358-7049; Fax: 852-23581485; E-mail: <u>eekmlau@ust.hk</u>

Abstract-Enhancement-mode (E-mode) metal-oxide semiconductor high electron mobility transistors (MOSHEMTs) have been fabricated by selective area regrowth technique on AIN/GaN heterostructure. A selectively regrown AlGaN barrier layer could effectively increase the 2-dimensional electron gas (2DEG) density underneath. In comparison with the conventional methods of plasma etching/treatment in the gate region, the regrowth technique can effectively avoid damage caused by the plasma process. Atomic layer deposition of Al<sub>2</sub>O<sub>3</sub> was employed as the gate dielectric. It was found that the Al<sub>2</sub>O<sub>3</sub> on the AlN barrier layer also could induce a higher density of 2DEG. The fabricated E-mode MOSHEMTs with a 1.4- µm gate length exhibited excellent performance of maximum drain current of 530 mA/mm and peak transconductance of 310 mS/mm. The threshold voltage of MOSHEMTs was around +0.2 V. The reverse leakage current was also observed to be around 3.6 × 10<sup>-4</sup> mA/mm at  $V_{gs}$  = -1 V and  $V_{ds}$  = 6 V. The peak channel electron mobility was extracted to be 880 cm<sup>2</sup>/Vs using split-CV method. These results indicate that the regrowth technique is a promising method to realize E-mode transistors.

## I. INTRODUCTION

E-mode transistors have attracted great interest due to its normally off characteristics, especially in high-power switching applications for safety and low power consumption. However, the spontaneous formation of a polarization-doped 2DEG in Al(Ga)N/GaN heterointerface makes the fabrication of E-mode GaN transistors challenging. The conventional approaches to realize E-mode transistors, including gate-recess by plasma etching [1], O<sub>2</sub> plasma treatment [2], and CF<sub>4</sub> plasma treatment [3] on the Al(Ga)N barrier layer, would inevitably cause damage to the channel underneath. Some other methods, such as adding a p-GaN cap layer [4] and introduction of an InGaN cap layer [5], also suffer from selective plasma etching to remove the cap layer in the access region. Moreover it is difficult to control the uniformity and reproducibility of plasma etching.

In this letter, we report fabrication of E-mode MOSHEMTs by a plasma damage-free process, where a selective area regrowth of AlGaN barrier layer was employed to avoid the plasma process. Moreover, the E-mode transistors

were realized on a AlN/GaN heterostructure, which was different from conventional AlGaN/GaN transistors structure [6, 7]. Compared with the AlGaN, AlN offers a higher potential barrier and larger polarization effects, which are beneficial for vertical scaling to push towards high frequency performance. The AlN/GaN heterostructure in this work was grown by metal organic chemical vapor deposition (MOCVD) on a Si substrate. The AlN thickness was around 1.5 nm estimated by growth rate. Post-gate annealing was performed for E-mode transistors. The final E-mode transistors with 1.4-µm gate length exhibited a high drain current and extrinsic transconductance.

#### II. MATERIALS GROWTH AND DEVICE FABRICATION

The samples used in this work were grown on 2" Si (111) substrates by MOCVD. The corresponding epitaxial layer structure is shown in Fig. 1(a), which is similar to that in reference [5]. The epi-layers consist of a 40-nm AlN nucleation layer, an 800-nm GaN, an 8-pair AlN (6 nm)/AlGaN (25 nm) super-lattice interlayer with total thickness of 300 nm, a 1000-nm GaN, an AlN barrier layer around 1.5 nm, and finally a 1-nm GaN protective layer on top. Before the regrowth process, the abovementioned AlN/GaN heterostructure wafer was patterned with a 65-nm-thick SiO<sub>2</sub> layer as a regrowth mask deposited by plasma enhanced chemic vapor deposition (PECVD). The SiO<sub>2</sub> was processed by photolithography and diluted HF etching solution to form mask patterns on the gate region. Then the patterned sample was loaded back into MOCVD chamber for selective regrowth of an AlGaN barrier layer. The as-grown heterostructure shows an average sheet resistance about 4000  $\Omega$ /sq, and its surface is very smooth with step flow growth mode (Fig. 1(b)). Atomic force microscopy (AFM) measurements revealed a smooth surface with root-mean-square (RMS) roughness of 0.72 nm for a scanned area of  $2\mu m \times 2\mu m$ .

GaN	1 nm	1		RMS	-0.79	m \		R
AIN	1,5 nm		÷	surfa	ce befo	ne		
i-GaN	875 nm			regro	wth	24		34
GaN:Mg	125 nm		2				1	
AIN/GaN	8*(6/25) nm		2	50			1	
GaN	0.8 µm	1	12					
SIN/AIN	40 nm		1	172.0	2.57	61		
Substrate,280	μm	1			100			- 14
	GaN AIN i-GaN GaN:Mg AIN/GaN GaN SiN/AIN Substrate,280	GaN 1 nm   AIN 1,5 nm   I-GaN 875 nm   GaN:Mg 125 nm   AIN/GaN *(6/25) nm   GaN 0.8 µm   SIN/AIN 40 nm   Substrate,280 µm	GaN 1 nm AIN 1,5 nm i-GaN 875 nm GaN:Mg 125 nm AIN/GaN 8°(6/25) nm GaN 0.3 µm SIN/AIN 40 nm Substrate.280 µm	GaN     1 nm       AIN     1,5 nm       i-GaN     875 nm       GaN:Mg     125 nm       AIN/GaN     8*(6/25) nm       GaN     0.5 µm       SiN/AIN     40 nm       Substrate.280 µm	GaN     1 nm       AIN     1.5 nm       I-GaN     875 nm       GaN:Mg     125 nm       AIN/GaN     8'(6/25) nm       GaN     0.8 µm       SIN/AIN     40 nm       Substrate,280 µm	GaN 1 nm   AIN 1.5 nm   I-GaN 875 nm   GaN:Mg 125 nm   AIN/GaN 8*(6/25) nm   GaN 0.8 µm   SIN/AIN 40 nm	GaN 1 nm   AIN 1.5 nm   I-GaN 875 nm   GaN:Mg 125 nm   AIN/GaN 8° (6/25) nm   GaN 0.8 µm   SIN/AIN 40 nm   Substrate,280 µm	GaN 1 nm   AIN 1,5 nm   i-GaN 875 nm   GaN:Mg 125 nm   AIN/GaN 8°(6/25) nm   GaN: 0.8 µm   SIN/AIN 40 nm

Fig. 1. (a) AlN/GaN heterostructure. (b) Surface morphology scanned by AFM.

The regrowth and fabrication procedures are shown in detail in Fig. 2. After patterning the SiO<sub>2</sub> mask and regrowth of the AlGaN layer, mesa isolation was performed using Cl<sub>2</sub>/He plasma dry etching in an inductively coupled plasma reactive ion etching (ICP-RIE) system. Then, source and drain electrodes were deposited using Ti/Al/Ni/Au followed by annealing at 850°C for 30 s in a nitrogen ambient. A 7-nm Al<sub>2</sub>O<sub>3</sub> deposition by atomic layer deposition (ALD) was used to block tunneling leakage current due to ultra-thin AlN barrier. Finally the gate metal (Ni/Au) was deposited. The post-gate annealing was performed at 400°C for 10 min in a nitrogen ambient. The profile of regrown AlGaN near the gate region was characterized by AFM. The regrowth profile (Fig. 3) after stripping of the SiO<sub>2</sub> mask showed a nearly vertical step and the AlGaN thickness was about 20 nm.



Fig. 2. Regrowth and simplified process flow of MOSHEMTs: (1) pattern with SiO<sub>2</sub>, (2) regrowth of AlGaN barrier layer, (3) SiO<sub>2</sub> strip, source/drain ohmic formation and 7-nm Al<sub>2</sub>O<sub>3</sub> deposition, (4) gate metal deposition.



Fig. 3. AFM image of the regrowth profile in the gate region after  $\text{SiO}_2$  is removed.

## III. RESULTS AND DISCUSSION

Prior to the regrowth of AlGaN barrier layer, the average sheet resistance ( $R_{sh}$ ) of the as-grown sample was more than 4000 $\Omega$ /sq from the Hall-effect measurement. The  $R_{sh}$  was reduced to 330 $\Omega$ /sq after regrowth of the AlGaN barrier layer, as shown in transmission line measurement (TLM) results (Fig. 4). This  $R_{sh}$  value is almost similar to that of conventional AlGaN/GaN HEMTs. This demonstrated that the regrown AlGaN could effectively increase the 2DEG density underneath. Meanwhile, a low contact resistance of 0.39  $\Omega \cdot$ mm was obtained.

Al<sub>2</sub>O<sub>3</sub> deposited by atomic layer deposition (ALD) can effectively increase the 2DEG density, which results in enhanced drain current. Fig. 5 shows the IV curves of devices with various Al<sub>2</sub>O<sub>3</sub> thicknesses prior to gate metal deposition. The drain current increased correspondingly from 39 mA/mm (0-nm Al<sub>2</sub>O<sub>3</sub>), 450 mA/mm (7-nm Al<sub>2</sub>O<sub>3</sub>), to 815 mA/mm (10-nm  $Al_2O_3$ ) with the increase of  $Al_2O_3$  thickness. This implies that the Al<sub>2</sub>O<sub>3</sub> could induce a higher density of 2DEG. Previous publications had demonstrated that the SiN<sub>x</sub> deposited by catalytic chemical vapor deposition (Cat-CVD) [8] and PECVD [9] could increase 2DEG density and reduce the sheet resistance in AlN/GaN HFETs. The increase of 2DEG density after Al<sub>2</sub>O<sub>3</sub> deposition is believed to result from a decreased surface barrier height. The mechanism for this is considered to be the interface donors and incorporated stress [10].



Fig. 4. TLM of the sample with regrown AlGaN cap layer. Inset: schematic view of the measured structure.



Fig. 5. DC  $I_d$ - $V_{ds}$  characteristics of transistors before gate metal deposition with different Al<sub>2</sub>O<sub>3</sub> thickness. Source-drain spacing is 4.5  $\mu$ m. Inset is schematic view of the measured structure.

A scanning electron microscope (SEM) image of an Emode device with a gate length ( $L_g$ ) of 1.4 µm and 5.5 µm source-drain spacing ( $L_{sd}$ ) is shown in Fig. 6(a). The fabricated transistor shows a maximum drain current of 530 mA/mm and a peak transconductance ( $G_m$ ) of 310 mS/mm (Fig. 6). The threshold voltage ( $V_{th}$ ) is +0.2 V, and the  $V_{th}$  was extracted from the linear extrapolation of  $I_d$  at peak  $G_m$ . The reverse leakage was also observed to be around 3.6  $\times 10^4$  mA/mm at  $V_{gs} = -1$  V and  $V_{ds} = 6$  V. The on-state resistance ( $R_{on}$ ) was as low as 3.6  $\Omega$ ·mm.



and access region lengths of TLM patterns were determined by SEM. The plot of  $R_{on}$  with respect to gate length is illustrated in Fig. 7(a).  $R_{SD}$  from gated TLM is about 2.35  $\Omega \cdot mm$ . Then the channel conductance ( $G_{ch}$ ) was calculated with  $G_{ch}=1/(R_{on}-R_{SD})$ . The intercept with  $R_{on}$ -axis is the access resistance ( $R_{SD}$ ). The 2DEG sheet charge  $n_s$  as a function of gate bias was determined from split capacitance voltage (C–V) measurements [12]. The  $n_s$  was calculated by integration of gate capacitance in (2).

$$R_m = R_{ch} + R_{SD} = \frac{L}{W \times q \times \mu_n n_s} + R_{SD} \tag{1}$$

$$n_s = \frac{1}{q} \int_{V_{th}}^{V_g} C_g dV_g \tag{2}$$

Combining (1) and (2), mobility as a function of accumulated charge concentration was obtained (Fig. 7(b)). The maximum extracted channel mobility was about 880 cm<sup>2</sup>/Vs (Fig. 7(b)). The increase in mobility at low gate bias is due to the screening of ionized impurities and dislocation. As the gate bias increases, alloy scattering and interface roughness scattering degrade the mobility, because an increasing amount of 2DEG overcome and spill over the AlN barrier, accumulating at the dielectric/GaN interface.



Fig. 6. (a) SEM image of the fabricated E-mode transistor with 60  $^\circ C$  tilt view angle. (b) Transfer and (c) DC  $I_{d^-}V_{ds}$  characteristics for AlN/GaN MOSHEMTs carried out by annealing.

Measurement of the drift mobility was made using gated Transmission Line Method (gated TLM) [11]. Equation (1) shown below, the electron mobility could be extracted from the channel resistance in the linear region. The gate lengths

Fig. 7. (a) Plot of measured on-state resistance versus gate length ( $L_g$ ) for transistors with differing  $L_g$  and varying gate voltages. The total access region length is around 4.3  $\mu$ m. (b) Extracted channel mobility dependence on 2DEG concentration. Inset is the plot of channel conductance versus gate voltage.

The post-gate annealing step is critical in achieving Emode operation. The  $V_{th}$  was unchanged even under longer annealing time (>10 min.) at 400 °C. The device fabricated without post-gate annealing exhibited D-mode properties. The transfer characteristics showed a threshold voltage around -0.8 V (Fig. 8). The peak transconductance and peak drain current were about 250 mS/mm and 0.66 A/mm, respectively. The different threshold voltage of E-mode and D-mode MOSHEMTs was a result of the post-gate annealing. Further investigation about the mechanism of V<sub>th</sub> shift is in progress.



Fig. 8. DC transfer characteristics of AlN/GaN MOSHEMTs fabricated without post-gate annealing

#### IV. CONCLUSION

E-mode AlN/GaN MOSHEMTs have been fabricated by selective area regrowth of AlGaN barrier layer. The Al<sub>2</sub>O<sub>3</sub> deposited by ALD could effectively increase the 2DEG density. After the post-process annealing, E-mode transistors ( $V_{th}$ = +0.2 V) were realized, exhibiting a good dc performance and extremely low  $I_{off}$ . A better performance can be expected by optimizing regrowth condition and gate length scaling. The experimental results imply that the selective area regrowth technique is a promising method for fabricating high performance E-mode AlN/GaN HFETs.

#### REFERENCES

- T. Imada, M. Kanamura and T. Kikkawa, Power Electronics Conference (IPEC), 2010 International, 2010, pp. 1027-1033.
- [2] J. W. Chung, J. C. Roberts, E. L. Piner and T. Palacios, *Electron Device Letters, IEEE*, vol. 29, pp. 1196-1198, 2008.
- [3] Y. Cai, Y. Zhou, K. M. Lau and K. J. Chen, *Electron Devices, IEEE Transactions on*, vol. 53, pp. 2207-2215, 2006.
- [4] Y. Uemoto, T. Morita, A. Ikoshi, H. Umeda, H. Matsuo, J. Shimizu, M. Hikita, M. Yanagihara, T. Ueda, T. Tanaka and D. Ueda, *Electron Devices Meeting (IEDM), 2009 IEEE International, 2009, pp. 1-4.*
- [5] T. Mizutani, M. Ito, S. Kishimoto and F. Nakamura, *Electron Device Letters*, *IEEE*, vol. 28, pp. 549-551, 2007.
- [6] Y. Wen, Z. He, J. Li, R. Luo, P. Xiang, Q. Deng, G. Xu, Z. Shen, Z. Wu and B. Zhang, *Appl. Phys. Lett.*, vol. 98, pp. 2108, 2011.
- [7] J. Derluyn, M. Van Hove, D. Visalli, A. Lorenz, D. Marcon, P. Srivastava, K. Geens, B. Sijmus, J. Viaene and X. Kang, *Electron Devices Meeting (IEDM)*, 2009 IEEE International, 2009, pp. 1-4.

- [8] M. Higashiwaki, T. Mimura and T. Matsui, *Electron Device Letters*, *IEEE*, vol. 27, pp. 719-721, 2006.
- [9] A. L. Corrion, K. Shinohara, D. Regan, I. Milosavljevic, P. Hashimoto, P. J. Willadsen, A. Schmitz, D. C. Wheeler, C. M. Butler, D. Brown, S. D. Burnham and M. Micovic, *Electron Device Letters, IEEE*, vol. 31, pp. 1116-1118, 2010.
- [10] Tongde Huang, Xueliang Zhu, Ka Ming Wong and Kei May Lau, *Electron Device Letters, IEEE*, vol. 33, pp. 212-214, 2012.
- [11] S. M. Baier, M. S. Shur, K. Lee, N. C. Cirillo Jr. and S. A. Hanka, *Electron Devices, IEEE Transactions on*, vol. 32, pp. 2824-2829, 1985.
- [12] C. G. Sodini, T. Ekstedt and J. Moll, *Solid-State Electronics*, vol. 25, pp. 833-841, 1982.