

30-nm Inverted $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSHEMTs on Si Substrate Grown by MOCVD With Regrown Source/Drain

Xiuju Zhou, Qiang Li, *Student Member, IEEE*, Chak Wah Tang, and Kei May Lau, *Fellow, IEEE*

Abstract—We report inverted-type $\text{In}_{0.51}\text{Al}_{0.49}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSHEMTs grown by MOCVD on a Si substrate. n^{++} InGaAs with an electron density of $4.5 \times 10^{19} \text{ cm}^{-3}$ was selectively regrown in the source/drain regions to reduce parasitic resistance while eliminating the conventional gate recess etching. A 30-nm-channel-length device was successfully demonstrated with a maximum drain current of 1698 mA/mm, a peak transconductance of 1074 mS/mm at $V_{ds} = 0.5 \text{ V}$, a subthreshold slope of 172 mV/dec at $V_{ds} = 0.05 \text{ V}$, and a record-low on-resistance of $133 \Omega \cdot \mu\text{m}$. An effective mobility of $4805 \text{ cm}^2/\text{V} \cdot \text{s}$ was also extracted, indicating the high-quality metamorphic growth by MOCVD. In addition, the scalability of the inverted MOSHEMT on a Si substrate from $1 \mu\text{m}$ down to 30 nm was investigated.

Index Terms—Effective mobility, InAlAs/InGaAs MOSHEMT, selective regrowth, 30-nm channel length.

I. INTRODUCTION

AS SILICON CMOS scaling has entered the “power-constrained era,” high on-current at low operation voltage is required for future transistors [1]. Aiming at this target, high-mobility III–V FETs are being extensively investigated, and significant progress has been achieved [2]–[7]. However, most of these devices were built on InP substrates. In addition to the high cost and brittleness, the supply of large-area InP substrates is limited. Meanwhile, Si remains the workhorse in the IC industry and will continue to progress in its manufacturing technologies in the foreseeable future. To combine the superior carrier transport properties of III–V compounds with Si technologies, one straightforward wafer-level solution is III–V heteroepitaxy on a Si substrate [7]–[11]. By carefully managing the lattice mismatch and thermal expansion coefficient mismatch, we have previously demonstrated InGaAs HEMT on a Si substrate with promising dc and RF performance [9], [11]. A typical HEMT structure with large gate leakage and traditional topology is not suitable for future logic applications. A high- k dielectric is required ultimately. On the other hand, although

Manuscript received March 21, 2012; revised July 14, 2012; accepted July 18, 2012. Date of publication August 31, 2012; date of current version September 21, 2012. This work was supported in part by the Research Grants Council under Grants 614708 and 615509 and in part by the Innovation and Technology Commission of the Hong Kong Special Administrative Government under Grant ITP/015/09NP. The review of this letter was arranged by Editor M. Passlack.

The authors are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong (e-mail: eekmlau@ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2012.2210383




Fig. 1. (a) Schematic cross section of the finished device [(LT) low temperature and (HT) high temperature; note that the figure is not drawn to scale]. (b) TEM image of oxide/InAlAs/InGaAs active layers. (c) SEM cross-sectional image of a 30-nm-channel-length device.

30-nm HEMT has been demonstrated with impressive logic figures of merit [12], there have been few reports on high-performance MOSFETs with scaled gate length down to sub 50 nm [13].

Access resistance is another big concern for device scaling. Future generations of transistors will require a source resistance below $50 \Omega \cdot \mu\text{m}$ [14]. Conventional implantation in the source/drain (S/D) is difficult to meet the requirement, due to the limited activation efficiency. One emerging alternative device design is to incorporate regrown S/D with high doping concentrations for ohmic contacts [3]–[5], and a low parasitic resistance can be achieved. In this work, a 30-nm InGaAs MOSHEMT on a Si substrate with regrown S/D and a record-low on-resistance of $133 \Omega \cdot \mu\text{m}$ was demonstrated. The scalability of the drive current and extrinsic transconductance was also investigated.

II. EXPERIMENT

Four-inch exact-(001)-oriented Si substrates were used for metamorphic growth. Si wafers were cleaned in a boiling $\text{NH}_4\text{OH} : \text{H}_2\text{O}_2 : \text{H}_2\text{O} (1 : 1 : 5)$ solution, followed by a $\text{HF} : \text{H}_2\text{O} (1 : 40)$ dip. Epitaxial growth was carried out in an Aixtron 200/4 MOCVD system. The substrate was annealed at $810 \text{ }^\circ\text{C}$ in H_2 for 30 min, and AsH_3 was introduced at the end of the annealing. Fig. 1(a) shows the cross-sectional schematic of the nominal structure grown. The composite buffer stack consists of a 10-nm GaAs nucleation layer deposited at $400 \text{ }^\circ\text{C}$, 540-nm GaAs grown at graded temperatures of $550 \text{ }^\circ\text{C}$, $590 \text{ }^\circ\text{C}$, and $630 \text{ }^\circ\text{C}$, a 110-nm InP nucleation layer deposited at $450 \text{ }^\circ\text{C}$,

1.6- μm InP grown at 600 °C (with a 60-nm $\text{In}_{0.6}\text{Ga}_{0.4}\text{As}$ interlayer inserted in the middle), and a 400-nm $\text{In}_{0.51}\text{Al}_{0.49}\text{As}$ buffer layer. The inverted-type InAlAs/InGaAs HEMT structure includes a 10-nm $\text{In}_{0.51}\text{Al}_{0.49}\text{As}$ top barrier, a 10-nm $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel, and a 10-nm $\text{In}_{0.51}\text{Al}_{0.49}\text{As}$ backside spacer. Si delta doping was inserted under the $\text{In}_{0.51}\text{Al}_{0.49}\text{As}$ spacer. From van der Pauw–Hall measurements, 2-D electron gas mobilities of 6700 and 26800 $\text{cm}^2/\text{V}\cdot\text{s}$ were obtained at 300 K and 77 K, respectively, with a corresponding sheet carrier density of $2 \times 10^{12}/\text{cm}^2$. Compared with those of identical HEMTs grown on GaAs substrates, the mobility values are about 20% less, relating to a rougher surface (the root mean squares of AFM for an InP buffer on GaAs and Si were 1.8 and 2.5 nm, respectively).

A gate-last process was developed to fabricate MOSHEMTs with regrown S/D. The as-grown HEMT wafer was first passivated by SiO_2 (1000 Å) as regrowth mask. Then, the SiO_2 was patterned by BOE wet etching, followed by S/D recess etching down to the InGaAs channel using a $\text{H}_3\text{PO}_4 : \text{H}_2\text{O}_2 : \text{H}_2\text{O}$ (3:1:50) solution. The recess etch is not critical as long as it terminates somewhere within the channel. Then, 70 nm of Si-doped n^{++} InGaAs with an electron concentration of $4.5 \times 10^{19} \text{ cm}^{-3}$ was regrown in the exposed S/D regions by MOCVD at 600 °C, using TEGa, TMIn, TBA, and SiH_4 as precursors. The growth rate was around 15 nm/min. Due to loading effects in the selective growth, InGaAs close to the SiO_2 mask grows a little bit faster. Mesa isolation was formed by wet etching down to the InAlAs buffer, and the SiO_2 regrowth mask was removed by BOE. The gate width was defined by the mesa width, which was designed to be 10 μm but shrunk to 9.57 μm due to the lateral etch undercut. After surface cleaning using $\text{HCl} : \text{H}_2\text{O}$ (1:10) for 2 min followed by $(\text{NH}_4)_2\text{S}$ passivation for 20 min, the sample was immediately loaded into an Oxford OpAL atomic layer deposition (ALD) system. *In situ* TMA pretreatment was performed in the ALD chamber using ten cycles of TMA/Ar. Six nanometers of Al_2O_3 was deposited on the sample at 300 °C using TMA and water as precursors, followed by post deposition annealing at 380 °C for 30 min using N_2 in the ALD chamber. S/D contact holes were subsequently opened, and nonalloyed ohmic contacts were achieved by electron-beam evaporation of Ni/Ge/Au/Ge/Ni/Au and lift-off process. Finally, Ti/Pt/Au gate metallization was realized. The schematic of the finished device with nominal layer thicknesses is shown in Fig. 1(a). Fig. 1(b) shows a cross-sectional TEM image of the oxide and active layers. Fig. 1(c) shows a SEM cross-sectional image of a 30-nm-channel-length device.

III. RESULTS AND DISCUSSION

Fig. 2 shows the output characteristics and transfer characteristics of a 30-nm device. A maximum drain current ($I_{\text{ds,max}}$) of 1698 mA/mm was obtained at $V_{\text{gs}} = 1.5 \text{ V}$ and $V_{\text{ds}} = 0.5 \text{ V}$, and a peak extrinsic transconductance ($G_{m,\text{max}}$) of 1074 mS/mm was achieved at $V_{\text{ds}} = 0.5 \text{ V}$. The threshold voltage (V_{th}) is determined to be -1.32 V by a linear extrapolation method from the $I_{\text{ds}}-V_{\text{gs}}$ curve at $V_{\text{ds}} = 50 \text{ mV}$. The gate leakage current was $8.3 \times 10^{-4} \text{ mA/mm}$ at $V_{\text{gs}} = 1.5 \text{ V}$ and $V_{\text{ds}} = 0.5 \text{ V}$, which was over six orders lower than the $I_{\text{ds,max}}$ of 1698 mA/mm obtained at the same drain bias. An ultralow R_{on} of $133 \Omega \cdot \mu\text{m}$ was extracted from the $I_{\text{ds}}-V_{\text{ds}}$ curve, which could be attributed to the raised S/D with high doping level




Fig. 2. (Left) Output characteristics of a device with an L_{ch} of 30 nm. (Right) Transfer characteristics of a device with an L_{ch} of 30 nm.




Fig. 3. Extraction of access resistance using (a) TLM-1 and (b) TLM-2.

by regrowth. To evaluate the access resistance components, including the contact resistance (R_1) between the S/D metal and regrown InGaAs, the series resistance (R_2) of the regrown InGaAs, and the regrowth interface resistance (R_3) caused by interfacial defects, two transmission line matrix (TLM) patterns were designed as shown in Fig. 3. The average sheet resistance of the regrown $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ($R_{\text{sh}} = 22.4 \Omega/\square$) and $R_1 = 8.3 \Omega \cdot \mu\text{m}$ were determined from TLM-1, while the average values of $R_2 = 22.4 \Omega \cdot \mu\text{m}$ and $R_3 = 31.9 \Omega \cdot \mu\text{m}$ were deduced from TLM-2. The total access resistance of $2(R_1 + R_2 + R_3)$ ranged from 116.6 to 136.2 $\Omega \cdot \mu\text{m}$ across the sample with an average value of $125 \Omega \cdot \mu\text{m}$, which agreed well with the R_{on} of $133 \Omega \cdot \mu\text{m}$.

Fig. 4 (left) shows the subthreshold characteristics of the 30-nm-channel-length device. The subthreshold slope (SS) was 172 mV/dec at $V_{\text{ds}} = 50 \text{ mV}$. Another device with an L_{ch} of 340 nm exhibited a lower SS of 127 mV/dec at $V_{\text{ds}} = 50 \text{ mV}$. In addition, the devices exhibited a somewhat large OFF-state current (I_{off}). The current SS and I_{off} are believed to be limited by the capacitance equivalent thickness arising from the thick Al_2O_3 and InAlAs, as well as the backside δ -doping structure, resulting in a small $I_{\text{on}}/I_{\text{off}}$. More efforts are being made to improve gate electrostatic control over the channel. Effective mobility (μ_{eff}) was extracted as a function of carrier density using a combination of 1-MHz capacitance–voltage (CV) and $I_{\text{ds}}-V_{\text{ds}}$ measurements [15]. As shown in the right side of Fig. 4, a high peak μ_{eff} of $4805 \text{ cm}^2/\text{V}\cdot\text{s}$ was obtained for our buried-channel MOSHEMT on a Si substrate with an L_{ch} of 1 μm . Although our device was metamorphically grown on a Si substrate, it exhibited a competitive μ_{eff} compared to lattice-matched devices on InP, indicating the high-quality epitaxial growth by MOCVD.

Transistor scalability is also a major issue. It is still uncertain whether future III–V transistors will be able to scale to the required dimensions while preventing excessive short-channel effects and attaining the demanding parasitic resistance objective [1]. The scalability of the MOSHEMT on a Si substrate was investigated in this work. Fig. 5 (left) shows the $I_{\text{ds,max}}$ and $G_{m,\text{max}}$ as functions of the channel length ranging from




Fig. 4. (Left) Subthreshold characteristics of a device with an L_{ch} of 30 nm. (Right) Comparison of effective mobilities with other works.




Fig. 5. (Left) $I_{ds,max}$ and $G_{m,max}$ of MOSHEMT as functions of the channel length. (Right) I_{ds} at $V_{gs} - V_{th} = V_{ds} = 0.5$ V and R_{on} versus channel length.

1 μm to 30 nm. $I_{ds,max}$ was measured at $V_{gs} = 1.5$ V and $V_{ds} = 0.5$ V, while $G_{m,max}$ was measured at $V_{ds} = 0.5$ V. The device performance scaled well with channel length. In addition, as shown in Fig. 2, the 30-nm device still exhibits excellent saturation characteristics and ultralow R_{on} , and no obvious short-channel effect was observed. Fig. 5 (right) shows the R_{on} and drain current (I_{ds}) at $V_{gs} - V_{th} = V_{ds} = 0.5$ V as functions of the channel length. The R_{on} of state-of-the-art InGaAs MOSFETs in the literature is included for comparison. A record-low R_{on} of 125 $\Omega \cdot \mu\text{m}$ has been achieved for our 60-nm device.

IV. CONCLUSION

Thirty-nanometer inverted $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSHEMTs on a Si substrate grown by MOCVD with an $I_{ds,max}$ of 1.698 A/mm and a record-low R_{on} of 133 $\Omega \cdot \mu\text{m}$ have been reported. A peak effective mobility up to 4805 $\text{cm}^2/\text{V} \cdot \text{s}$ was obtained. The devices showed good scalability with the channel length from 1 μm to 30 nm. Our results indicate that combining an InAlAs/InGaAs HEMT structure with S/D regrowth is promising for future high-speed and low-power logic applications.

ACKNOWLEDGMENT

The authors would like to thank T. Huang, Dr. Z. Liu, E. Chong, P. Wong, and T. K. Cheung for the many helpful discussions and the staff of the Nanofabrication Facilities of The Hong Kong University of Science and Technology for the technical support.

REFERENCES

- [1] J. A. del Alamo, D.-H. Kim, T.-W. Kim, D. Jin, and D. A. Antoniadis, "III-V CMOS: What have we learned from HEMTs?" in *Proc. 23rd Int. Conf. IPRM*, 2011, pp. 1–4.
- [2] Y. Q. Wu, M. Xu, R. S. Wang, O. Koybasi, and P. D. Ye, "High performance deep-submicron inversion-mode InGaAs MOSFETs with maximum G_m exceeding 1.1 $\text{mS}/\mu\text{m}$: New HBr pretreatment and channel engineering," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [3] U. Singiseti, M. A. Wistey, G. J. Burek, A. K. Baraskar, B. J. Thibeault, A. C. Gossard, M. J. W. Rodwell, B. Shin, E. J. Kim, P. C. McIntyre, B. Yu, Y. Yuan, D. Wang, Y. Taur, P. Asbeck, and Y.-J. Lee, " $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ channel MOSFETs with self-aligned InAs source/drain formed by MEE regrowth," *IEEE Electron Device Lett.*, vol. 30, no. 11, pp. 1128–1130, Nov. 2009.
- [4] R. Terao, T. Kanazawa, S. Ikeda, Y. Yonai, A. Kato, and Y. Miyamoto, "InP/InGaAs composite metal-oxide-semiconductor field-effect transistors with regrown source and Al_2O_3 gate dielectric exhibiting maximum drain current exceeding 1.3 $\text{mA}/\mu\text{m}$," *Appl. Phys. Exp.*, vol. 4, no. 5, pp. 054201-1–054201-3, May 2011.
- [5] M. Egard, L. Ohlsson, B. M. Borg, F. Lenrick, R. Wallenberg, L.-E. Wernersson, and E. Lind, "High transconductance self-aligned gate-last surface channel $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFET," in *IEDM Tech. Dig.*, 2011, pp. 13.2.1–13.2.4.
- [6] Y. Yonai, T. Kanazawa, D. Ikeda, and Y. Miyamoto, "High drain current (> 2 A/mm) InGaAs channel MOSFET at $V_D = 0.5$ V with shrinkage of channel length by InP anisotropic etching," in *IEDM Tech. Dig.*, 2011, pp. 13.3.1–13.3.4.
- [7] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M. K. Hudait, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, N. Mukherjee, W. Rachmady, U. Shah, and R. Chau, "Advanced high-K gate dielectric for high-performance short-channel $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ quantum well field effect transistors on silicon substrate for low power logic applications," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [8] M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, "Heterogeneous integration of enhancement mode $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ quantum well transistor on silicon substrate using thin (< 2 nm) composite buffer architecture for high-speed and low-voltage (0.5 V) logic applications," in *IEDM Tech. Dig.*, 2007, pp. 625–628.
- [9] K. M. Lau, C. W. Tang, H. O. Li, and Z. Y. Zhong, "AllInAs/GaInAs mHEMTs on silicon substrates grown by MOCVD," in *IEDM Tech. Dig.*, 2008, pp. 1–4.
- [10] N. Mukherjee, J. Boardman, B. Chu-Kung, G. Dewey, A. Eisenbach, J. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, M. Metz, K. Millard, M. Radosavljevic, T. Stewart, H. W. Then, P. Tolchinsky, and R. Chau, "MOVPE III-V material growth on silicon substrates and its comparison to MBE for future high performance and low power logic applications," in *IEDM Tech. Dig.*, 2011, pp. 35.1.1–35.1.4.
- [11] M. Li, H. Li, C. W. Tang, and K. M. Lau, "Fabrication of 100-nm metamorphic AllInAs/GaInAs HEMTs on Si substrates by MOCVD," *IEEE Electron Device Lett.*, vol. 33, no. 4, pp. 498–500, Apr. 2012.
- [12] T.-W. Kim, D.-H. Kim, and J. A. del Alamo, "30 nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ inverted-type HEMTs with reduced gate leakage current for logic applications," in *IEDM Tech. Dig.*, 2009, pp. 1–4.
- [13] F. Xue, A. Jiang, H. Zhao, Y.-T. Chen, Y. Wang, F. Zhou, and J. Lee, "Sub-50-nm $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ MOSFETs with various barrier layer materials," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 32–34, Jan. 2012.
- [14] J. A. del Alamo, "Nanometer-scale electronics with III-V compound semiconductors," *Nature*, vol. 479, no. 7373, pp. 317–323, Nov. 2011.
- [15] S. J. Bentley, M. Holland, X. Li, G. W. Paterson, H. Zhou, O. Ignatova, D. Macintyre, S. Thoms, A. Asenov, B. Shin, J. Ahn, P. C. McIntyre, and I. G. Thayne, "Electron mobility in surface- and buried-channel flat-band $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSFETs with ALD Al_2O_3 gate dielectric," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 494–496, Apr. 2011.
- [16] H. Zhao, Y.-T. Chen, J. H. Yum, Y. Wang, N. Goel, and J. C. Lee, "High performance $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ metal-oxide-semiconductor transistors with mobility > 4400 $\text{cm}^2/\text{V} \cdot \text{s}$ using InP barrier layer," *Appl. Phys. Lett.*, vol. 94, no. 19, pp. 193502-1–193502-3, May 2009.