

# Fabrication of 100-nm Metamorphic AlInAs/GaInAs HEMTs Grown on Si Substrates by MOCVD

Ming Li, Haiou Li, Chak Wah Tang, and Kei May Lau, *Fellow, IEEE*

**Abstract**—High-performance metamorphic Al<sub>0.49</sub>In<sub>0.51</sub>As/Ga<sub>0.47</sub>In<sub>0.53</sub>As high-electron-mobility transistors (mHEMTs) grown on Si substrates by metal–organic chemical vapor deposition (MOCVD) using an effective multistage composite buffer scheme have been fabricated. Room-temperature Hall measurements show an average sheet carrier density of  $4.5 \times 10^{12} \text{ cm}^{-2}$  with a mobility of over  $7500 \text{ cm}^2/\text{V} \cdot \text{s}$ . Maximum transconductance of mHEMTs with a 100-nm gate length was  $\sim 770 \text{ mS/mm}$ , which is nearly the same as that of mHEMTs with the same dimension grown on GaAs substrates by MOCVD. The unity current gain cutoff frequency ( $f_T$ ) and the maximum oscillation frequency ( $f_{\text{max}}$ ) were 210 and 146 GHz, respectively. To our best knowledge, these results are the best reported for MOCVD-grown mHEMTs on Si.

**Index Terms**—AlInAs/GaInAs, metal–organic chemical vapor deposition (MOCVD), metamorphic high-electron-mobility transistors (mHEMTs), silicon.

## I. INTRODUCTION

GaInAs channel metamorphic high-electron-mobility transistor (mHEMT) is one of the most promising device candidates for future high-speed and low-power digital logic applications [1], [2]. When benchmarked against state-of-the-art silicon MOSFETs, mHEMTs exhibited more than an order of magnitude improvement in energy-delay product, confirming their potential for ultrahigh-speed low-power logic applications [3]. However, there remain several significant challenges before practical implementation of III–V materials for logics [4], including integration of III–V heterostructures with the Si substrate. Seamless robust heterogeneous integration of high-performance GaInAs transistors on Si will help realize the ultimate vision of low-voltage high-speed III–V-based logic circuit blocks coupled with the functional density advantages provided by the Si CMOS.

Outstanding performance of mHEMTs on Si grown by molecular beam epitaxy (MBE) has been achieved, with device results comparable to HEMTs grown on GaAs or InP substrates [5], [6]. However, demonstration of mHEMTs on Si grown

Manuscript received December 12, 2011; revised January 9, 2012; accepted January 12, 2012. Date of publication March 7, 2012; date of current version March 23, 2012. This work was supported in part by the General Research Fund under Grant 614708 and Grant 615509 from the Research Grants Council of Hong Kong, University Grant Council reference SEG\_HKUST10, and in part by the Innovation Technology Fund of Hong Kong under Project ITS/015/09NP through the Nano and Advanced Materials Institute Ltd. The review of this letter was arranged by Editor J. A. del Alamo.

The authors are with the Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Kowloon, Hong Kong (e-mail: eekmlau@ust.hk).

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2012.2186111




Fig. 1. Nominal structure of an mHEMT device on a Si substrate and an AFM image of  $10 \times 10 \mu\text{m}^2$  scan area of buffer structures on a Si substrate.

by metal–organic chemical vapor deposition (MOCVD) has lagged behind, although MOCVD has commercial manufacturing advantages. The inherent differences of the two growth techniques render more challenging issues in growing transistor structures by MOCVD. The metamorphic layer structures (lattice-matched to InP) grown on Si substrates by MOCVD have been characterized and demonstrated for the first time by our group [7]. Based on this previous study, we further improve the crystalline quality and surface morphology and reduce the buffer leakage by fine tuning the buffer layers. With better surfaces, high-frequency performance can be realized with the fabrication of 100-nm-gate-length mHEMTs.

In this letter, an optimized multistage LT/HT (low temperature/high temperature) GaAs/InP/AlInAs composite buffer layer ( $< 1.7 \mu\text{m}$ ) with a thin GaInAs strained layer is introduced, which can improve the heterostructure material quality and surface morphology, thereby enhancing the RF performance. mHEMTs with a 100-nm gate length were fabricated using a combination of e-beam and photolithography. Both dc and RF performance of the fabricated AlInAs/GaInAs mHEMTs are evaluated.

## II. MATERIALS GROWTH AND DEVICE FABRICATION

Al<sub>0.49</sub>In<sub>0.51</sub>As/Ga<sub>0.47</sub>In<sub>0.53</sub>As mHEMTs lattice-matched to InP were grown on 4-in exact-(001) oriented p-type Si substrates using an Aixtron AIX-200/4 MOCVD system. The detailed epitaxial structure design, including five-stage composite buffers, is shown in Fig. 1.

From top to bottom, the epitaxial layer structure consists of a heavily doped (Si,  $7 \times 10^{18} \text{ cm}^{-3}$ ) 20-nm Ga<sub>0.47</sub>In<sub>0.53</sub>As cap layer, a 25-nm undoped Al<sub>0.49</sub>In<sub>0.51</sub>As barrier layer, Si-delta-doping, a 5-nm undoped Al<sub>0.49</sub>In<sub>0.51</sub>As spacer layer, a 30-nm Ga<sub>0.47</sub>In<sub>0.53</sub>As channel, a 120-nm HT-Al<sub>0.49</sub>In<sub>0.51</sub>As layer (buffer 5 in Fig. 1), a 180-nm LT-Al<sub>0.49</sub>In<sub>0.51</sub>As layer




Fig. 2. TEM cross section micrograph of an mHEMT structure.

(buffer 4), a 425-nm composite HT-InP layer (buffer 3) grown at 600 °C, a 30-nm thin Ga<sub>0.4</sub>In<sub>0.6</sub>As strained layer, a 425-nm low-temperature (LT) InP layer (buffer 2) grown at 500 °C, a 450-nm HT-GaAs layer (buffer 1), and a 10-nm GaAs nucleation layer. The lightly compressively strained thin 30-nm Ga<sub>0.4</sub>In<sub>0.6</sub>As layer was inserted between the HT- and LT-InP to balance the overall strain in the composite buffer structure. According to high-resolution X-ray diffraction measurement, the full width half maximum of the GaAs and InP buffers are around 328 and 320.3 arcsec, respectively. These values indicate a good crystalline quality that is desirable for good device performance.

Fig. 1 shows the atomic force microscope image of the effective composite buffer surface morphology, demonstrating a smooth surface with rms roughness of around 2.5 nm across a scanned area of 10 × 10 μm<sup>2</sup>, which is slightly rougher than that of similar structures grown on GaAs substrates [8].

Fig. 2 shows the cross-sectional TEM images of the whole composite buffer layers. The 30-nm Ga<sub>0.4</sub>In<sub>0.6</sub>As layer effectively balances the residue strain in the composite buffer, which is presumably fully relaxed to the lattice constant of InP. There are only few misfit dislocations, and 60-degree threading dislocations were confined in the buffer. After removing the active layers from the top of the sample with selective chemical wet etching, the sheet resistance of multistage buffer layers was measured to be larger than 10<sup>4</sup> Ω/square from Hall measurements.

The devices were fabricated with mesa isolation and a six-layer metal system (Ni/Ge/Au/Ge/Ni/Au) for ohmic contacts. Transmission line measurements indicate that the nonalloyed ohmic contact resistance  $R_c$  was as low as 0.07 Ω · mm. T-gate devices (100 nm) with 3-μm spacing between the source and the drain were fabricated by a two-stage electron beam lithography.  $L_{side}$  is about 120 nm. SiN<sub>x</sub> (100 nm) films deposited by PECVD were used to define the gate footprint and mechanically support the T-shaped gate. After etching the SiN<sub>x</sub> film using CHF<sub>3</sub>/CF<sub>4</sub>/O<sub>2</sub> reactive ion etching, the gate-head pattern was formed by a bilayer polymethylmethacrylate/polymethylglutarimide (PMMA/PMGI) process. The high-selectivity succinic-acid-based etchant was used to remove the highly doped GaInAs cap layer in order to stack T-shaped gates on the AlInAs barrier layer. Finally, Ti/Pt/Au was deposited as the Schottky gate contact. Fig. 3 shows a cross-sectional SEM photograph of 100-nm-gate-length T-shaped mHEMTs with a 400-nm-wide head.




Fig. 3. Cross-sectional SEM graph of a T-shaped gate.




Fig. 4. DC  $IV-V$  characteristics and transfer characteristics of a  $0.1 \times 10 \mu\text{m}^2$  mHEMT.

### III. DC CHARACTERISTICS

After removal of the cap layer, room-temperature (RT) Hall measurements showed a 2DEG density of  $4.5 \times 10^{12} \text{ cm}^{-2}$  with a mobility of 7500 cm<sup>2</sup>/V · s at 300 K and  $3 \times 10^{12} \text{ cm}^{-2}$  with a mobility of 23 000 cm<sup>2</sup>/V · s at 77 K. These values are also comparable to that of similar structures grown on Si substrates by MBE [5].

The dc current-voltage characteristics of a 100-nm-gate-length AlInAs/GaInAs mHEMT on Si are shown in Fig. 4. The maximum measured drain current was about 860 mA/mm at  $V_{GS} = 0.6 \text{ V}$  and  $V_{DS} = 1.5 \text{ V}$ . The maximum extrinsic transconductance was 767 mS/mm at  $V_{GS} = 0 \text{ V}$  and  $V_{DS} = 1.0 \text{ V}$ . The device is a depletion-mode transistor with a threshold voltage  $V_{th}$  of around  $-0.45 \text{ V}$ . The drain current below threshold was less than 0.32 mA/mm at  $V_{GS} = -1.2 \text{ V}$  and  $V_{DS} = 1.0 \text{ V}$ . The gate leakage current of the mHEMT was shown in the inset in Fig. 4. The reverse gate current is about 0.12 mA/mm at  $V_{GS} = -3 \text{ V}$  and  $V_{DS} = 1.0 \text{ V}$ , which is one order of magnitude lower than our previous work [7], showing the effectiveness of the higher resistivity multistage buffer layers.

### IV. RF PERFORMANCE

On-wafer  $S$ -parameter measurements were carried out on  $0.1 \times 100 \mu\text{m}^2$  mHEMTs using Cascade Microtech probes and an HP8722 network analyzer from 0.1 to 39.1 GHz. Open on-wafer deembedding structures were used to determine the parasitic capacitance of the probe pads and to deembed the short-circuit current gain  $|h_{21}|$ .

As shown in Fig. 5, the cutoff frequency  $f_T$  is about 210 GHz from the extrapolation of  $|h_{21}|$  to unity using a




Fig. 5. Cross-sectional SEM graph and current gain MSG/MAG as a function of frequency of a  $0.1 \times 100 \mu\text{m}^2$  T-shaped gate mHEMT.




Fig. 6. Dependence of  $f_T$  on gate bias and gate length ( $L_g$ ) for our mHEMTs, where  $V_{DS}$  is fixed at 1.0 V.

TABLE I  
COMPARISON OF ALINAs/GAINAs HEMT PERFORMANCE

Hetero-structure	Sub.	Growth	Mob.	$L_g$ (nm)	$G_m$ (mS/mm)	$f_T$ (GHz)	$f_{max}$ (GHz)	Date	Ref.
$\text{In}_{0.52}\text{AlAs}/\text{In}_{0.53}\text{GaAs}$	GaAs	MBE	N/A	100	750	154	300	2004	[9]
$\text{In}_{0.52}\text{AlAs}/\text{In}_{0.53}\text{GaAs}$	GaAs	MBE	9100	150	750	140	240	2003	[10]
$\text{Al In}_{0.50}\text{As}/\text{GaIn}_{0.53}\text{As}$	Si	MOCVD	4540	1 $\mu\text{m}$	587	32	44	2008	[7]
$\text{In}_{0.7}\text{GaAs}/\text{In}_{0.52}\text{AlAs}$	Si	MBE	10000	80	1200	302		2010	[6]
$\text{Al In}_{0.51}\text{As}/\text{GaIn}_{0.53}\text{As}$	Si	MOCVD	7500	100	767	210	146	2011	This work

–20-dB/dec slope, which is the highest value reported for mHEMTs on a Si substrate by MOCVD [7]. The maximum oscillation frequency  $f_{max}$  was about 146 GHz from the extrapolation of maximum stable gain/maximum available gain (MSG/MAG). Using equivalent circuit modeling of the measured 10–30-GHz  $S$ -parameters, a voltage gain ( $g_m/g_o$ ) of 6.7 and an input capacitance to a gate-drain feedback capacitance ratio ( $C_{gs}/C_{gd}$ ) of 3.1 were obtained, both of which are mainly responsible for the degradation of  $f_{max}$  in our mHEMTs. The dependence of  $f_T$  on gate bias ( $V_{GS}$ ) and  $L_g$  are shown in Fig. 6.  $f_T$  of the 100-nm device did not show serious variation at both low and high gate biases [see Fig. 6(a)], indicating a good linearity. The inverse relationship of  $f_T$  and  $L_g$  is typical [see Fig. 6(b)].

Table I shows a comparison of different AlInAs/GaInAs HEMTs, grown by MBE or MOCVD on GaAs or Si substrates and fabricated with similar gate lengths. The dc performance of mHEMTs on Si grown by MOCVD is comparable to that of HEMTs grown by MBE. Improved fabrication will enhance the RF characteristics as well in the future. These results are very encouraging toward the manufacturing of high-performance metamorphic devices on Si substrates by MOCVD.

## V. CONCLUSION

In conclusion, submicrometer AlInAs/GaInAs mHEMTs grown on silicon substrates by MOCVD have been successfully fabricated. In these high-quality  $\text{Ga}_{0.47}\text{In}_{0.53}\text{As}$  channel structures, the total thickness of the composite metamorphic buffer was less than 1.7  $\mu\text{m}$ , and the buffer effectively accommodates the lattice mismatch between the mHEMT devices and the silicon substrate. A 100-nm-gate-length depletion-mode mHEMT exhibits a saturated peak dc transconductance of 767 mS/mm and intrinsic  $f_T$  of 210 GHz at  $V_{DS} = 1.0$  V and  $V_{GS} = 0$  V. To our best knowledge, these results are the best reported for MOCVD-grown mHEMTs on Si and will be useful for high-frequency and high-speed applications.

## REFERENCES

- [1] D.-H. Kim and J. A. del Alamo, “30 nm E-mode InAs PHEMTs for THz and future logic applications,” in *IEDM Tech. Dig.*, Dec. 2008, pp. 1–4.
- [2] Y. Yamashita, A. Endoh, and K. Shinohara, “Pseudomorphic  $\text{In}_{0.52}\text{Al}_{0.48}\text{As}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs with an ultrahigh  $f_T$  of 562 GHz,” *IEEE Electron Device Lett.*, vol. 23, no. 10, pp. 573–575, Oct. 2002.
- [3] D.-H. Kim and J. A. del Alamo, “Scaling behavior of  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  HEMTs for logic,” in *IEDM Tech. Dig.*, 2006, pp. 1–4.
- [4] R. Chau, S. Datta, and A. Majumdar, “Opportunities and challenges of III–V nanoelectronics for future high speed, low power logic applications,” in *Proc. IEEE CSIC Dig.*, 2005, pp. 17–20.
- [5] S. Datta, G. Dewey, J. M. Fastenau, M. K. Hudait, D. Loubichev, W. K. Liu, M. Radosavljevic, W. Rachmady, and R. Chau, “Ultra-high-Speed 0.5 V supply voltage  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum-well transistors on silicon substrate,” *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 685–687, Aug. 2007.
- [6] M. K. Hudait, G. Dewey, S. Datta, J. M. Fastenau, J. Kavalieros, W. K. Liu, D. Lubyshev, R. Pillarisetty, W. Rachmady, M. Radosavljevic, T. Rakshit, and R. Chau, “Heterogeneous integration of enhancement mode  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well transistor on silicon substrate using thin ( $\leq 2 \mu\text{m}$ ) composite buffer architecture for high-speed and low-voltage (0.5 V) logic applications,” in *IEDM Tech. Dig.*, 2007, pp. 625–628.
- [7] K. M. Lau, C. W. Tang, H. O. Li, and Z. Y. Zhong, “AlInAs/GaInAs mHEMTs on silicon substrates grown by MOCVD,” in *IEDM Tech Dig.*, Dec. 2008, pp. 1–4.
- [8] H. Li, C. W. Tang, and K. M. Lau, “Metamorphic AlInAs/GaInAs HEMTs on GaAs substrates by MOCVD,” *IEEE Electron Device Lett.*, vol. 29, no. 6, pp. 561–564, Jun. 2008.
- [9] Y. C. Lien, E. Y. Chang, H. C. Chang, L. H. Chu, G. W. Huang, H. M. Lee, C. S. Lee, S. H. Chen, P. T. Shen, and C. Y. Chang, “Low-noise metamorphic HEMTs with reflowed 0.1- $\mu\text{m}$  T-gate,” *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 348–350, Jun. 2004.
- [10] H. S. Yoon, J. H. Lee, J. Y. Shim, J. Y. Hong, D. M. Kang, W. J. Chang, H. C. Kim, and K. I. Cho, “0.15  $\mu\text{m}$  gate length InAlAs/InGaAs power metamorphic HEMT on GaAs substrate with extremely low noise characteristics,” in *Proc. 16th Int. Conf. Indium Phosphide Relat. Mater.*, May 2003, pp. 114–117.